EAST SEARCH EAST SEARCH 12/7/05 Search String (Integrated or digital) near2 circuits 1) and (tester or "automatic test equipment") with software or digital) near2 circuits 1) and (tester or "automatic test equipment") with software with generat33 (US-PGPUB, USPAT; EPO, JPO; DERWENT; IBM_TDB and (tester or "automatic test equipment") with software with generat33 (US-PGPUB B and (tester or "automatic test equipment") with software with generat33 (US-PGPUB B and (tester or "automatic test equipment") with software with generat33 (US-PGPUB B and (tester or "automatic test equipment") with software with generat33 (US-PGPUB B and (tester or "automatic test equipment") with software with generat33 (US-PGPUB B and (tester or "automatic test equipment") with software with generat33 (US-PGPUB B and (tester or "automatic test equipment") with software with generat33 (US-PGPUB B and (tester or "automatic test equipment") with software with generat33 (US-PGPUB B and (tester or "automatic test equipment") with software with generat33 (US-PGPUB B and (tester or "automatic test equipment") with software with generat33 (US-PGPUB B and (tester or "automatic test equipment") with software with generat33 (US-PGPUB B and (tester or "automatic test equipment") with software with generat33 (US-PGPUB B and (tester or "automatic test equipment") with software with generat33 (US-PGPUB B and (tester or "automatic test equipment") with software with generat33 (US-PGPUB B and (tester or "automatic test equipment") with software with generat33 (US-PGPUB B and (tester or "automatic test equipment") with software with generat33 (US-PGPUB B and (tester or "automatic test equipment") with software with generat33 (US-PGPUB B and (tester or "automatic test equipment") with software with generat33 (US-PGPUB B and (tester or "automatic test time of a serial access memory device analysis (US-PGPUB B and automatic or testing an integrated circuit designs) (US-PGPUB B and automatic or testing an integrated circuit designs) (US-PGPUB B and automati	High-speed algorithmic pattern generator Microprocessor with branch-decrement instruction that provides a target and conditionally modi Microprocessor with instructions for shifting and dealing data Microprocessor with instructions for shuffling and dealing data Microprocessor with instruction for forming a mask from one bit 20040601 712/223 20040601 712/223 20040601 712/224 20031230 712/224 20020910 714/724
uipment") s3) s13) c device analysis rsing a finite state mod	

20010619 714/741 20010522 714/733 20010320 702/119 20010213 327/105 20010130 324/765 20001219 716/4 20001219 716/4 200001219 716/4 20000829 712/227 20000829 712/227 20000808 714/724 20000627 712/227 20000627 712/227 20000627 712/227 20000627 712/227 20000627 712/227 20000627 714/724 20000627 714/738 19991102 714/738 19991102 714/738 19991103 714/738 19981027 714/27 19980908 714/28 19980908 714/78 19980908 714/78 19980630 700/86 19980631 714/73 19980631 714/72 19980631 714/72 19980631 714/72 19980631 714/72 19980631 714/72 19980631 714/72 19970811 714/72 19970811 702/117	19961119 702/119 19950627 714/733 19950307 324/158.1 19930413 714/739 19921006 324/73.1 19910430 324/73.1 19900612 713/502 19880628 712/234
Method and structure for testing embedded cores based system-on-a-chip Built-in self-test controlled by a loken network and method System and method for generating test program code simultaneously with data produced by A Analog clock module and method for generating test program code simultaneously with data produced by A Analog clock module greated data streaming Apparatus and method for doubling speed of random events generator Instruction processing pattern generator controlling an integrated circuit tester with disk-based data streaming Method for managing an instruction execution pipeline during debugging of a data processing s Asynchronous integrated circuit tester controlling a processor and providing state visibility on a pipeline phase I Resuming normal execution by restoring without refetching instructions in multi-word instruction Processor test port with scan chains and data streaming Non-intrusive software breakpoints in a processor instruction execution pipeline Built-in self-test in a plurality of stages controlled by a token passing network and method Maintaining synchronism between a processor pipeline and subsystem pipelines during debugg Integrated circuit tester with cached vector memories Wethod and apparatus for petercically verifying a functional unit contained within an integrated integrated apparatus for efficient self testing of on-chip memory Miscrocode patching apparatus and method Microcode patching apparatus for efficient self testing of on-chip memory On-chip operation for memories Method and apparatus for efficient self testing of on-chip memory Miscle telemetry data interface circuit Programmable built-in self-test function for an integrated circuit Replace intermetry data interface circuit Analog signal monitor circuit and method Miscle telemetry data interface circuit Analog signal monitor circuit and method Miscle te	Serializer circuit for loading and shifting out digitized analog signals Single-chip microcontroller with efficient peripheral testability Single chip IC tester architecture Dynamic process for the generation of biased pseudo-random test patterns for the functional v System for testing internal nodes Method for designing a control sequencer Microcomputer with self-test of macrocode Single-chip programmable controller
US 6249893 B1 US 6237123 B1 US 6237123 B1 US 6188253 B1 US 6188253 B1 US 6183874 A US 6163874 A US 6101622 A US 6092225 A US 693894 A US 5970241 A US 5970241 A US 5838694 A US 5838696 A US 5838696 A US 5654698 A US 5654698 A US 5654698 A US 5625503 A US 5623503 A US 5610598 A US 5610598 A	5576980 5428770 5396170 5202889 5153509 5012180 4933897 4754393

19860909 370/241 19841225 712/227 19820713 714/734 19720307 324/115 20021107 19990410	20051110 702/120 20031120 716/6 20031030 702/117 20031002 714/738 20030918 714/724 20030403 714/738 20020815 714/744 20020725 714/738 20020613 714/738
Programmable testing analyzer Microcomputer with self-test of microcode Programmable sequence generator for in-circuit digital testing COMPUTER-ORIENTATED TEST SYSTEM HAVING DIGITAL MEASURING MEANS WITH A Simulation output capturing method for testing integrated circuit manufacture, involves generati Bootstrap mode testing and debugging of integrated circuits - configuring onchip microcontrolle	Results of search set L10: US 20050251359 A1 METHOD, APPARATUS AND COMPUTER PROGRAM PRODUCT FOR HIGH SPEED MEMUS 20030217345 A1 Event based IC test system US 20030217345 A1 Event based IC test system US 20030204350 A1 Method and apparatus for measuring the quality of delay test patterns US 20030188246 A1 Method and apparatus for deriving a bounded set of path delay test patterns covering all transif US 20030177426 A1 Method and device generating integrated circuit test programs US 20030177426 A1 Method and device generating integrated circuit test programs US 20030066003 A1 Functional random instruction testing (FRIT) method for complex devices such as microprocess US 20020112209 A1 Sequential test pattern generation using combinational techniques US 2002009992 A1 System for reducing test data volume in the testing and/or diagnosing circuits using embedded test US 20020073374 A1 Method system and program product for testing and/or diagnosing circuits using embedded test US 20010010080 A1 Method for testing an integrated circuit including hardware and/or software parts having a comfine
US 4611320 A US 4490783 A US 4339819 A US 3648175 A US 20020163351 A RD 420018 A	Results of search set L10: US 20050251359 A1 METHOD, US 20030217345 A1 Event bass US 20030204350 A1 Method an US 20030188246 A1 Method an US 20030177426 A1 Method an US 20030177426 A1 Method an US 20020112209 A1 Sequential US 20020073374 A1 Method, sy US 20020073374 A1 Method, sy

7
80
7
34
≋
ö

Alex Koh

		EAST SEARCH	12/7/05
	Hits	Search String	Databases
	34984	((integrated or digital) near2 circuit\$1) with (simulat\$3 or test\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S2	21	S1 and ("test bench" with stimulus)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S3	478	S1 and ((DUT or "device under test" or device) near2 model)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S4	13	S1 and (((DUT or "device under test" or device) near2 model) with "test bench")	
	35	S3 and (model with stimulus)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	9/	S1 and ("test bench" with model)	USPAT; EPO; JPO; DERWENT; I
S7	25	S3 and (captur\$3 with (output or simulation))	EPO; JPO; DERWENT; I
88	254	S1 and (("test bench" with stimulus) or (((DUT or "device under test" or device) near2 model)	
S10	254	S1 and (("test bench" with stimulus) or (((DUT or "device under test" or device) near2 model)	DERWENT; I
	Ψ-	S3 and ("test bench" with communicat\$3 with (DUT or "device under test" or device))	EPO; JPO; DERWENT; I
S20	257	S3 and (direction\$5 or "pin data" or mask\$3 or cyclize\$1 or comment\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	103	S3 and (mask\$3)	USPAT; EPO; JPO; DERWENT;
	က	S3 and (cyclize\$1)	EPO; JPO; DERWENT; I
	4	S3 and (mask\$3 and comment\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	τ-	S3 and (retargettable with (post near2 process\$3))	USPAT; EPO; JPO; DERWENT; I
	20	S3 and (post near2 process\$3)	
	-	S3 and (formatted with (pattern near2 file\$1))	USPAT; EPO; JPO; DERWENT; I
	2	S3 and (formatted with pattern)	US-PGPUB; USPAT; EPO; JPO; DERWENT; I
	75	S3 and ((fault near2 simulat\$3) or (virtual near2 (simulat\$3 or tester)) or "automatic test equipr	US-PGPUB; USPAT; EPO; JPO; DERWENT; I
S32	6	S3 and (("data pattern" with generat\$3) or (reusable with "test bench"))	USPAT; EPO; JPO; DERWENT; I
	148	S2 or S6 or S5 or S7	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	15	S7 and ("strobe timing" or opcode or "mixed signal" or "memory content")	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	74	S3 and ("strobe timing" or opcode or "mixed signal" or "memory content")	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	13	S3 and (automatic\$3 with generat\$3 with (test near2 pattern\$1))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S14	-	S3 and ("test bench" with communicat\$3 with (model or stimulus))	EPO; JPO; DERWENT; I
	11	S3 and ("test bench" with communicat\$3)	EPO; JPO; DERWENT;
	34464	((integrated or digital) near2 circuit\$1) with (tester or test\$3)	USPAT; EPO; JPO; DERWENT;
	99	S45 and ((tester or test\$3) with opcode\$1)	USPAT; EPO; JPO; DERWENT;
	202	S45 and ("test bench")	USPAT; EPO; JPO; DERWENT;
	15	S46 and ("strobe timing" or "mixed signal" or "memory content")	USPAT; EPO; JPO; DERWENT;
	885	S45 and ("strobe timing" or "mixed signal" or "memory content")	USPAT; EPO; JPO; DERWENT;
_	42	S47 and S49	USPAT; EPO; JPO;
	ო	S47 and S46	USPAT; EPO; JPO; DERWENT; I
	106	S51 or S48 or S50 or S46	USPAT; EPO; JPO; DERWENT; IBN
	34464	((integrated or digital) near2 circuit\$1) with (tester or test\$3)	USPAT; EPO; JPO; DERWENT; IBM
S54	99	S53 and ((tester or test\$3) with opcode\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB

S55	202	S53 and ("test bench")	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB
S56	15	S54 and ("strobe timing" or "mixed signal" or "memory content")	US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB
257	ဗ	S55 and S54	US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB
S59	885	S53 and ("strobe timing" or "mixed signal" or "memory content")	US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM TDB
Se0	42	S55 and S59	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S58	99	S57 or S56 or S54	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S61	106	S57 or S56 or S60 or S54	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S62	4	S53 and ((tester or "testing equipment") with opcode\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
7	14561	((integrated or digital) near2 circuit\$1) and (tester or "automatic test equipment")	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB
7	615	1 and ((tester or "automatic test equipment") with software)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
L4	0	3 and (opcode\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
เว	104	1 and ((tester or "automatic test equipment") with software with generat\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	3548	((integrated or digital) near2 circuit\$1) and (tester or "automatic test equipment")	US-PGPUB
97	228	5 and ((tester or "automatic test equipment") with software)	US-PGPUB
	35	6 and ((tester or "automatic test equipment") with software with generat\$3)	US-PGPUB
	28	7 and (generat\$3.CLM.)	US-PGPUB
	12	7 and (software.CLM.)	US-PGPUB
111	0	7 and (opcode\$1.CLM.)	US-PGPUB
L10	Ξ	8 and 9	US-PGPUB
09/847487		Alex Koh	

_	T	_
(_	5
	1	_
•	١	֖֭֭֡֝֟֝֟֝֟֝֝֟֝֝֡֟֝֝֡֟֝֞֩֝֡֡֡֝
(Ì	5
ŀ		_
(I)
•		ļ

12/7/05

Results of search se	Results of search set S58:S57 or S56 or S54		
Document Kind Codes Title	Title	Issue Date Current OR Abstract	ract
US 20050021275 A1	JS 20050021275 A1 Method and system for test data capture and compression for electronic device analysis	20050127 702/122	
US 20040187000 A1	JS 20040187000 A1 Apparatus for authenticating memory space of an authorized accessory	20040923 713/171	
US 20040078674 A1	US 20040078674 A1 Methods and apparatus for generating functional test programs by traversing a finite state mod	20040422 714/33	
US 20030212935 A1	US 20030212935 A1 Circuit and method for accelerating the test time of a serial access memory device	20031113 714/719	
US 20030149949 A1	US 20030149949 A1 Verification of embedded test structures in circuit designs	20030807 716/4	
US 20030079166 A1 Electronic device	Electronic device	20030424 714/727	
US 20020163351 A1	US 20020163351 A1 Method for producing test patterns for testing an integrated circuit	20021107 324/765	
US 20020077782 A1	US 20020077782 A1 Secured microcontroller architecture	20020620 702/185	
US 6836868 B1	High-speed algorithmic pattern generator	20041228 714/743	
US 6834338 B1	Microprocessor with branch-decrement instruction that provides a target and conditionally modi	20041221 712/234	
US 6757819 B1	Microprocessor with instructions for shifting data responsive to a signed count value	20040629 712/300	
US 6748521 B1	Microprocessor with instruction for saturating and packing data	20040608 712/221	
US 6745319 B1	Microprocessor with instructions for shuffling and dealing data	20040601 712/223	
US 6675339 B1	Single platform electronic tester	20040106 714/744	
US 6671797 B1	Microprocessor with expand instruction for forming a mask from one bit	20031230 712/224	
US 66/1/8/ B1	Microprocessor with expand instruction for forming a mask from one bit		20031230 /12/224

6449741	Single platform electronic tester	20020910 714/724
6321352	Integrated circuit tester having a disk drive per channel	20011120 714/724
6249893	Method and structure for testing embedded cores based system-on-a-chip	20010619 714/741
6237123	Built-in self-test controlled by a token network and method	20010522 714/733
6205407	System and method for generating test program code simultaneously with data produced by A	20010320 702/119
	Analog clock module	20010213 327/105
6181151	Integrated circuit tester with disk-based data streaming	20010130 324/765
	Apparatus and method for doubling speed of random events generator	20001219 716/4
6154865	Instruction processing pattern generator controlling an integrated circuit tester	20001128 714/743
	Method for managing an instruction execution pipeline during debugging of a data processing s	20000829 712/227
6101622	Asynchronous integrated circuit tester	20000808 714/724
6092225	Algorithmic pattern generator for integrated circuit tester	20000718 714/724
6081885	Method and apparatus for halting a processor and providing state visibility on a pipeline phase I	20000627 712/227
6065106	Resuming normal execution by restoring without refetching instructions in multi-word instruction	20000516 712/24
6055649	Processor test port with scan chains and data streaming	20000425 714/30
6016555	Non-intrusive software breakpoints in a processor instruction execution pipeline	20000118 714/35
5978947	Built-in self-test in a plurality of stages controlled by a token passing network and method	19991102 714/733
	Maintaining synchronism between a processor pipeline and subsystem pipelines during debug	19991019 712/227
5925145	Integrated circuit tester with cached vector memories	19990720 714/738
US 5894484 A	Integrated circuit tester with distributed instruction processing	19990413 714/738
5838694	Dual source data distribution system for integrated circuit tester	19981117 714/738
5831991	Methods and apparatus for electrically verifying a functional unit contained within an integrated	19981103 714/724
US 5828825 A	Method and apparatus for pseudo-direct access to embedded memories of a micro-controller	19981027 714/27
5805792	Emulation devices, systems, and methods	19980908 714/28
5805610	Virtual channel data distribution system for integrated circuit tester	19980908 714/738
5796974	Microcode patching apparatus and method	19980818 712/211
US 5774358 A	Method and apparatus for generating instruction/data streams employed to verify hardware im	19980630 700/86
US 5751729 A	Method and apparatus for efficient self testing of on-chip memory	19980512 714/718
US 5719880 A	On-chip operation for memories	19980217 714/733
5677913	Method and apparatus for efficient self testing of on-chip memory	19971014 714/720
5654698	Missile telemetry data interface circuit	19970805 340/870.01
US 5640509 A	Programmable built-in self-test function for an integrated circuit	19970617 714/42
5623503	Method and apparatus for partial-scan testing of a device using its boundary-scan port	19970422 714/727
	Analog signal monitor circuit and method	19970311 702/117
	Missile telemetry data interface circuit	19970311 340/870.07
5596734	Method and apparatus for programming embedded memories of a variety of integrated circuits	19970121 710/5
5576980	Serializer circuit for loading and shifting out digitized analog signals	19961119 702/119
5428770	Single-chip microcontroller with efficient peripheral testability	
5396170	Single chip IC tester architecture	19950307 324/158.1
5202889	Dynamic process for the generation of biased pseudo-random test patterns for the functional v	19930413 714/739
5153509	System for testing internal nodes in receive and transmit FIFO's	19921006 324/73.1
	System for testing internal nodes	19910430 324/73.1
US 4933897 A	Method for designing a control sequencer	19900612 713/502

19890110 714/30 19880628 712/234 19860909 370/241 19841225 712/227	F F () F
Microcomputer with self-test of macrocode Single-chip programmable controller Programmable testing analyzer Microcomputer with self-test of microcode	Programmable sequence generator for in-circuit digital testing COMPUTER-ORIENTATED TEST SYSTEM HAVING DIGITAL MEASURING MEANS WITH A Simulation output capturing method for testing integrated circuit manufacture, involves generati Bootstrap mode testing and debugging of integrated circuits - configuring onchip microcontrolle
US 4797808 A US 4754393 A US 4611320 A US 4490783 A	US 4339819 A US 3648175 A US 20020163351 A RD 420018 A